Design of a third-order ΣΔ modulator with minimum op-amps output swing
نویسندگان
چکیده
Abstract—This paper presents the design of a third-order Σ∆ modulator targeted for WCDMA applications. The architecture uses two operational amplifiers and distributed fully digital feed-forward paths to minimize the output swing of op-amps. Simulation results show that first and second integrator output swings are reduced by 88% and 75%, respectively. Post-layout simulation results of the modulator, designed in 65-nm CMOS technology, give a SNDR of 83 dB over a signal bandwidth of 2.2 MHz. The power consumption is 2.3 mW and the achieved FoM is equal to 172.8 dB.
منابع مشابه
Double-sampling analog-look-ahead second order ΣΔ modulator with reduced dynamics
A double sampled second order ΣΔ modulator with an analog look ahead (ALA) approach is presented. The proposed architecture provides an extra clock period to be used for the quantization. The feedforward path in both integrators allows the further reduction of the output voltage swing, relaxing also the slew-rate requirements of the op-amps. Moreover, the modulator enables the reduction of the ...
متن کاملA two op-amps third-order ΣΔ modulator with complex conjugate NTF zeros
This paper presents a third-order Sigma-Delta modulator that uses only two operational amplifiers. A fully digital solution reduces both amplifiers output swings. This design achieves complex conjugate zeros that allows obtaining a signal-to-noise ratio of about 8 dB better than having all the zeros placed at z = 1. Behavioral level simulations demonstrate the effectiveness of the approach.
متن کاملE. Bonizzoni, A. Pena Perez, F. Maloberti, M. Garcia-‐Andrade: "Third-Order ΣΔ Modulator with 61-dB SNR and 6-MHz Bandwidth Consuming 6 mW"; 34th
This low-power sigma-delta modulator targets the DVB-H requirements and achieves about 10 bit with 6-MHz signal band and a FoM of 0.59 pJ/conversion. The used scheme is a multi-bit third order modulator that, with suitable topological modification, enables using two op-amps and enjoying a swing reduction at the quantizer input. The area of the circuit, fabricated with a 0.18-μm analog CMOS tech...
متن کاملTwo op-amps third-order sigma–delta modulator with 61-dB SNDR, 6-MHz bandwidth and 6-mW power consumption
This low-power RD modulator targets the DVBH requirements and achieves about 10 bit with 6-MHz signal band. Suitable topological modifications enable the realization of a third order modulator with two op-amps. Moreover, a technique for swing reduction of the last op-amp strongly reduces the number of comparators in the quantizer. The power reduction techniques limit the consumption to 6.18 mW,...
متن کاملCMOS Technology and Current-feedback Op-Amps
The implementation of currentfeedback op-amps (CFB op-amps) relies on the use of a semiconductor process with complementary device structures for class AB operation of the input and output stages. Thus, CMOS technology is an obvious candidate. However, commercial CFB opamps are all realized in bipolar processes. In this paper we identify some of the problems related to the application of CMOS t...
متن کامل